

$PIC16C72A \rightarrow PIC16F72$ Migration

DEVICE MIGRATIONS

This document is intended to describe the differences that are present when migrating from one device to the next. Table 1 and Table 2 list the data memory organization differences and the additional Special Function Registers, Table 3 lists the differences in functionality, and Table 4 through Table 7 list the differences in the electrical and timing specifications.

Note:	This device has been designed to perform to the parameters of its data sheet. It has been tested to an elec-
	trical specification designed to determine its conformance with these parameters. Due to process differ-
	ences in the manufacture of this device, this device may have different performance characteristics than its
	earlier version. These differences may cause this device to perform differently in your application than the
	earlier version of this device.

Note: The user should verify that the device oscillator starts and performs as expected. Adjusting the loading capacitor values and/or the oscillator mode may be required.

TABLE 1: PIC16C72A → PIC16F72 DATA MEMORY DIFFERENCES

No.	SFR	Differences from PIC16C72A	Comment
1	BANK 2	BANK 2 is implemented	
2	BANK 3	BANK 3 is implemented	
3	PMADRH:PMADRL	Implemented	Address register pair
4	PMDATH:PMDATL	Implemented	Data register pair
5	PMCON1	Implemented	Control register for memory access
6	STATUS	Bit 6 (RP1) and Bit 7 (IRP) are implemented	RP1 to access BANK 2 & 3, IRP used for indirect addressing
7	INTCON	Bit 2 (TMR0IF) and Bit 5 (TMR0IE)	T0IF and T0IE in PIC16C72A

TABLE 2: SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS ⁽³⁾
Bank 2											
100h ⁽¹⁾	INDF	Addressi	ng this loca	ation uses co	ntents of FSF	R to address	data memory	y (not a phys	ical register)	0000 0000	0000 0000
101h	TMR0	Timer0 M	lodule's Re	egister						xxxx xxxx	uuuu uuuu
102h ⁽¹	PCL	Program	Counter's	(PC) Least S		0000 0000	0000 0000				
103h ⁽¹⁾	STATUS	IRP	RP1	RP0	С	0001 1xxx	000q quuu				
104h ⁽¹⁾	FSR	Indirect [Data Memo	ry Address F	Pointer	•	•	•		xxxx xxxx	uuuu uuuu
105h	_	Unimpler	mented							_	_
106h	PORTB			when writter	n: PORTB pir	ns when read				xxxx xxxx	uuuu uuuu
107h	_	Unimpler	mented							_	_
108h	_	Unimpler	mented							_	_
109h	_	Unimpler	mented							_	_
10Ah ^(1,2)	PCLATH	_	_	-	Write Buffer	r for the uppe	er 5 bits of the	e Program C	ounter	0 0000	0 0000
10Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
10Ch	PMDATL	Data Reg	gister Low	Byte	•		!		!	xxxx xxxx	uuuu uuuu
10Dh	PMADRL		Register L							xxxx xxxx	uuuu uuuu
10Eh	PMDATH	_	_	Data Regist	ter High Byte					xxxx xxxx	uuuu uuuu
10Fh	PMADRH	_	_	_	Address Re	egister High E	Byte			xxxx xxxx	uuuu uuuu
Bank 3											
180h ⁽¹⁾	INDF	Addressi	ng this loca	ation uses co	ntents of FSF	R to address	data memory	y (not a phys	ical register)	0000 0000	0000 0000
181h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
182h ⁽¹⁾	PCL	Program	Counter's	(PC) Least	Significant By	/te		•	•	0000 0000	0000 0000
183h ⁽¹⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
184h ⁽¹⁾	FSR	Indirect D	Data Memo	ry Address F	Pointer			l	I	xxxx xxxx	uuuu uuuu
185h	_	Unimpler								_	_
186h	TRISB			tion Register						1111 1111	1111 1111
187h	_	Unimpler								_	_
188h	_	Unimpler								_	_
189h	_	Unimpler	mented							_	_
18Ah ^(1,2)	PCLATH	Write Buffer for the upper 5 bits of the Program Counter								0 0000	0 0000
18Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
18Ch	PMCON1	_(4) RE								10	1 0
18Dh	_	Unimplemented									_
18Eh	Reserved maintain clear									0000 0000	0000 0000
18Fh	Reserved maintain clear									0000 0000	0000 0000

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

- Note 1: These registers can be addressed from any bank.
 - 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
 - 3: Other (non power-up) RESETs include external RESET through MCLR and Watchdog Timer Reset.
 - 4: This bit always reads as a '1'.

FIGURE 1: PIC16F72 BANK 2 & 3 REGISTER FILE MAP




TABLE 3: PIC16C72A → PIC16F72 FUNCTIONAL DIFFERENCES

No.	Module	Differences from PIC16C72A	H/W	S/W	Prog
1	Program	The FLASH Program Memory is readable during normal operation		Yes	_
	Memory Read				

Legend: H/W - Issues may exist with regard to the application circuit.

S/W - Issues may exist with regard to the user program.

Prog. - Issues may exist with regard to programming.

READING PROGRAM MEMORY

The FLASH Program Memory is readable during normal operation over the entire VDD range. It is indirectly addressed through Special Function Registers (SFR). Up to 14-bit numbers can be stored in memory for use as calibration parameters, serial numbers, packed 7-bit ASCII, etc. Executing a program memory location containing data that forms an invalid instruction results in a NOP.

There are five SFRs used to read the program and memory:

- PMCON1
- PMDATL
- PMDATH
- PMADRL
- PMADRH

The program memory allows word reads. Program memory access allows for checksum calculation and reading calibration tables.

When interfacing to the program memory block, the PMDATH:PMDATL registers form a two-byte word that holds 14-bit data for reads. The PMADRH:PMADRL registers form a two-byte word that holds the 13-bit address of the FLASH location being accessed. This device can have up to 2K words of program FLASH, with an address range from 0h to 07FFh. The unused upper bits in both the PMDATH and PMADRH registers are not implemented and read as zeroes.

PMADR

The address registers can address up to a maximum of 8K words of program FLASH.

When selecting a program address value, the MSByte of the address is written to the PMADRH register and the LSByte is written to the PMADRL register. The upper MSbits of PMADRH must always be clear.

PMCON1 Register

PMCON1 is the control register for memory access.

The control bit, RD, initiates read operations. This bit cannot be cleared, only set, in software. It is cleared in hardware at the completion of the read operation.

REGISTER 1: PMCON1: PROGRAM MEMORY CONTROL REGISTER (ADDRESS: 18Ch)

R-1	U-0	U-0	U-0	U-x	U-0	U-0	R/S-0
reserved	_	_	_	_	_	_	RD
bit 7							bit 0

bit 7 Reserved: Read as '1'

bit 6-1 **Unimplemented:** Read as '0'

bit 0 RD: Read Control bit

1 = Initiates a FLASH read, RD is cleared in hardware. The RD bit can only be set (not cleared) in software.

0 = Does not initiate a FLASH read

Legend:		
S = Settable bit	U = Unimplemented bit, re	ead as '0'
W = Writable bit	R = Readable bit	-n = Value at POR
'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

ı	REGISTER 2: CONFIGURATION WORD (ADDRESS: 2007h) ⁽¹⁾													
	U-1	U-1	U-1	U-1	U-1	U-1	U-1	u-1	U-1	u-1	u-1	u-1	u-1	u-1
	_	_	_	_	_	_	_	BOREN	_	СР	PWRTEN	WDTEN	F0SC1	F0SC0
	bit13													bit0

bit 13-7 Unimplemented: Read as '1'

bit 6 **BOREN:** Brown-out Reset Enable bit⁽²⁾

1 = BOR enabled 0 = BOR disabled

bit 5 **Unimplemented:** Read as '1'

1 = Code protection off

0 = All memory locations code protected

bit 3 **PWRTEN**: Power-up Timer Enable bit

1 = PWRT disabled0 = PWRT enabled

bit 2 WDTEN: Watchdog Timer Enable bit

1 = WDT enabled0 = WDT disabled

bit 1-0 FOSC1:FOSC0: Oscillator Selection bits

11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator

Note 1: The erased (unprogrammed) value of the configuration word is 3FFFh.

2: Enabling Brown-out RESET automatically enables Power-up Timer (PWRT), regardless of the value of bit PWRTEN. Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.

Legend:

 $R = Readable \ bit$ $P = Programmable \ bit$ $U = Unimplemented \ bit, read as '1' - n = Value \ when \ device \ is \ unprogrammed$ $u = Unchanged \ from \ programmed \ state$

REGISTER 3: STATUS REGISTER (ADDRESS: 03h, 83h, 103h, 183h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
bit 7							bit 0

bit 0

bit 7 IRP: Register Bank Select bit (used for indirect addressing)

1 = Bank 2, 3 (100h - 1FFh)

0 = Bank 0, 1 (00h - FFh)

bit 6-5 RP1:RP0: Register Bank Select bits (used for direct addressing)

Each bank is 128 bytes

11 = Bank 3 (180h - 1FFh)

10 = Bank 2 (100h - 17Fh)

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

TO: Time-out bit bit 4

1 = After power-up, CLRWDT instruction, or SLEEP instruction

0 = A WDT time-out occurred

bit 3 PD: Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

DC: Digit carry/borrow bit bit 1

(ADDWF, ADDLW, SUBLW, SUBWF instructions)(1)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

C: Carry/borrow bit bit 0

(ADDWF, ADDLW, SUBLW, SUBWF instructions)(1,2)

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

Note 1: For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand.

2: For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

TABLE 4: PIC16C72A → PIC16F72 ELECTRICAL CHARACTERISTICS DIFFERENCES

Characteristic	PIC16C72A Data Sheet	PIC16F72 Data Sheet	Units
Voltage on VDD with respect to Vss	-0.3 to 7.5	-0.3 to 6.5	V
Voltage on MCLR with respect to Vss (Note 1)	0 to 13.25	0 to 13.5	V
Voltage on RA4 with respect to Vss	0 to 8.5	0 to 12	V

Note 1: It is recommended to not tie the MCLR pin directly to VDD (see Figure 11-5 in the PIC16F72 Data Sheet for the recommended MCLR circuit).

TABLE 5: PIC16C72A → PIC16F72 ELECTRICAL SPECIFICATION DIFFERENCES

Parm.	Sym.	PIC16C72A Data Sheet		16F72 [Sheet	F72 Data Sheet		Conditions			
NO.			Min	Typ†	Max	Min	Typ†	Max		
D010 D013	IDD	Supply Current (Notes 1, 2)	_	2.7	5.0		0.9	4.0	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 5.5V (Note 4)
			_	10.0	20.0	_	5.2	15.0	mA	HS osc configuration Fosc = 10 MHz, VDD = 5.5V
D020	IPD	Power-down Current (Notes 2,3)	_	10.5	42.0		5.0	42.0	μΑ	VDD = 4.0V, WDT enabled, -40°C to +85°C
D021			_	1.5	19.0	l	0.1	19.0	μΑ	VDD = 4.0V, WDT enabled, -40°C to +85°C
D023*	Δlbor	Brown-out Reset Current (Note 5)	_	TBD	200		25	200	μΑ	BOR Enabled, VDD = 5.0V

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,
 - MCLR = VDD; WDT enabled/disabled as specified.
 - 2: Timer1 oscillator (when enabled) adds approximately 20 mA to the specification. This value is from characterization and is for design guidance only. This is not tested.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
 - 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
 - 5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

TABLE 6: PIC16C72A → PIC16F72 DC CHARACTERISTICS DIFFERENCES

Parm.	Cum	Characteristic	PIC16C72A Data Sheet			PIC16	F72 Dat	a Sheet	l luito	Conditions
No.	Sym.	Characteristic	Min	Тур†	Max	Min	Тур†	Max	Units	Conditions
D042A	VIH	Input High Voltage	0.7 VDD 0.7 VDD		VDD VDD	1.6 0.7 VDD		VDD VDD	V V	OSC1 (in XT and LP mode) OSC1 (in HS mode) (Note 1)
D150*	VOD	Open Drain High Voltage	_		8.5	_		12	V	RA4 pin
D130	ЕР	Program FLASH Memory Endurance		1	_	100	1000	_	E/W	25°C at 5V
D131	VPR	VDD for Program FLASH Memory Read	_	_	_	2.0		5.5	V	

^{*} These parameters are characterized but not tested.

Note 1: For RC osc configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F72 be driven with external clock in RC mode.

TABLE 7: PIC16C72A → PIC16F72 ADC MODULE DIFFERENCES

Parm.	Cum	Characteristic	PIC16	C72A [Data Sheet	PIC1	6F72 Da	ta Sheet	l lnito	Conditions
No.	Sym.	Characteristic	Min	Тур†	Max	Min	Typ†	Max	Units	Conditions
A020	VREF	Reference Voltage	2.5 2.5		VDD+0.3 VDD+0.3	2.5 2.2	_	VDD+0.3 VDD+0.3	V V	-40°C to +85°C 0°C to +85°C
131	TCNV	Conversion Time (not including S/H time) (Note 1)	11		11	9	_	9	TAD	

These parameters are characterized but not tested.

Note 1: ADRES register may be read on the following TCY cycle.

[†] Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

Note the following details of the code protection feature on PICmicro® MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001

Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles 18201 Von Karman, Suite 1090

Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg.

No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd.

Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051

Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086

Hong Kong

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc. India Liaison Office Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934

Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan

Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3
Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Microchip Technology GmbH Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy
Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kingdom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

03/01/02